Introduction
Finite State Machines (FSMs) are used to model a number of classes of systems, including communications protocols and control systems. There has thus been much interest in automating the generation of tests from FSMs [1, 5, 7, 8] . A reset is an operation that takes the system from each state to the initial state. The use of a reset may increase the cost of testing and reduce its effectiveness [2, 3, 9] . Thus, it is often desirable to minimize the number of resets used in testing. This paper investigates problems of the form: produce a test sequence p, that contains each element of some non-empty set T of sequences, such that there does not exist a test sequence p that contains each element of T and has fewer resets than p. The proposed (polynomial time) algorithm is guaranteed to produce a test sequence that has the minimum number of resets when considering test sequences that connect the sequences from T but do not utilize overlap.
Preliminaries

Finite State Machines
A (completely specified and deterministic) FSM M is defined by a tuple (S, s 1 , δ, λ, X, Y ) in which S = {s 1 , . . . , s n } is a finite set of states, s 1 ∈ S is the initial state, X and Y are the finite input and output alphabets, δ is the next state function, and λ is the output function. If M receives input x when in state s, a transition t is executed, producing output y = λ(s, x) and moving M [6] . Only minimal initially connected FSMs are considered.
When testing from an FSM it is normal to insist that, for each transition t, the test sequence contains a subsequence that tests t [1, 8] . The notion of what it means to tests a transition varies but often either involves just executing t or following t by some preset sequence, that checks its final state, such as a unique input/output sequence (UIO) or a distinguishing sequence (DS) (see, for example, [8] ). Test generation then involves connecting the elements of some set T of sequences of transitions to form one test sequence, although in some cases overlap between elements of T is utilized (here, we assume it is not). Each transition t starts some element of T which is usually either t or t followed by a UIO or DS. For an overview of testing from an FSM see [5, 8] .
We assume that the IUT has a (reliable) reset: some input r that leads to null output (denoted −) and moves the IUT to its initial state irrespective of its previous state. In order to simplify the exposition it will be assumed that the reset is not mentioned in the specification. When M is not strongly connected, it may be necessary to use the reset in testing. An FSM, that will be called M 0 , is shown in Figure 1 . Each reset is in the form of (s i , s 1 , r/−) for a state s i . Any test sequence that contains each transition of M 0 must use the reset. 1 The term test sequence can also be used to denote an input sequence.
For some systems it is difficult to realize a reset [3, 9] . Each instance of the reset in the test sequence may involve human intervention. Thus, the inclusion of resets may increase the cost of executing a test sequence. It may be necessary to use long test sequences to detect faults that involve extra states in the implementation [2, 3] . The inclusion of a reset splits a test sequence into a set of separate (shorter) sequences and so may reduce the chance of finding such faults: it may reduce the effectiveness of a test sequence.
Directed Graphs
A directed graph (digraph) G is defined by a pair (V, E) where V is a set of vertices and E is a set of edges. An edge e is defined by its initial vertex v, its final vertex v , and possibly a label l. e is represented by (v, v , l) . FSM M can be represented by a digraph G = (V, E) in which a state s is represented by a vertex v s and a transition t = (s, s , x/y) is represented by edge (v s , v s , x/y). 
is an edge of G. Since the digraph G representing FSM M does not contain reset edges, G is weakly connected but need not be strongly connected.
For vertex v of G = (V, E), indegree E (v) is the number of edges from E entering v and outdegree E (v) is the number of edges from
An Euler Tour is a tour that passes through each edge exactly once. G has an Euler Tour if and only if it is symmetric and strongly connected (see, for example, [4] ). Given
If G is a weakly connected symmetric digraph then G is strongly connected (see, for example, [4] ).
Given a set E T of edges from G, a tour of G is a rural postman tour if it contains every edge in E T . The Rural Chinese Postman Problem (RCPP) is: find a minimum length rural postman tour. While the RCPP is NP-complete, heuristics have been developed for this problem. One such polynomial time heuristic [1] will now be given. In the first phase a network algorithm produces a minimal symmetric augmentation of E T : a minimum cost multi-set E of edges from E ∪ E T ∪ R such that E T ⊆ E and G = (V, E ) is symmetric. If G is connected an Euler Tour T is produced. A test sequence is found by starting T at v 1 . If G is not connected, edges are added to form some G that is connected and symmetric and an Euler Tour of G is produced.
Test generation
We will assume that a set T of sequences of transitions has been given and each transition starts some element of T . The problem is to produce a test sequence that connects the elements of T while introducing as few resets as possible. This section will adapt the heuristic, described in Section 2, to produce a test generation algorithm.
Suppose FSM M is represented by G = (V, E) and the set T is represented by set E T of edges; there is a one-to-one correspondence between the sequences in T and the edges in E T . The problem is to produce a path p that connects the element of E T while introducing as few resets as possible. Let Υ T denote the set of tours of the augmented digraph G T = (V, E ∪ E T ∪ R) that include each edge of E T . In Section 5, Theorem 2 shows that the problem can be represented in terms of producing a tour T from Υ T that, amongst the tours of Υ T , has fewest edges from R. Where T contains no reset, p is produced by starting T with the initial vertex. Where T contains one or more resets, p is produced by starting T after some reset, having removed this reset.
Each edge in E T has a cost: the number of transitions in the corresponding sequence. An edge in E has cost 1. Suppose U is an upper bound on the cost of the edges from E T . There are |E T | sequences to be connected and each of these has length at most U . Further, between two edges e 1 and e 2 from E T there is a connecting path from the final vertex of e 1 to the initial vertex of e 2 . There are |E T | such paths and, assuming minimal length paths are chosen, each has length at most n − 1 where n denotes the number of states of M . An upper bound on the test length is provided by c
An approach similar to that used by [1] is applied. In the first phase a network algorithm produces a minimal symmetric augmentation of E T : a minimum cost multi-set E of edges from E ∪ E T ∪ R with the property that E T ⊆ E and G = (V, E ) is symmetric. If G is strongly connected an Euler Tour T is produced. The test sequence is produced from T as explained above.
Suppose G is not strongly connected. It is sufficient to add edges from E to G in order to form G that is symmetric and strongly connected. In Section 5, Theorem 4 shows that for each component G i of G , there is a circuit of G that contains v 1 and a vertex of G i . G is formed by, for each G i , adding such a circuit. By the definition of G, this circuit contains no reset edges. A test sequence is found by producing an Euler Tour T of G . A path may be produced from T as explained above. The algorithm is summarized below.
(1) Produce G T and determine the cost of each edge. (2) Using the (polynomial time) algorithm described in [1] , produce a minimum symmetric augmentation G of E T in G T . 
Proposition 1 The time complexity of the test generation algorithm is polynomial in n and |X|.
Example
In this section we will apply the test generation algorithm to the example. Table 1 gives a set of sequences, with names, that test the transitions of M 0 (using UIOs). These form the set T . Each edge is given a cost. For example, the edge with label t 1a has cost 3 while the edge with label t 3a has cost 2. Each edge in R is given cost c
= 49 since each edge from E T has length at most U = 3, M 0 has 4 states, and |E T | = 8.
The digraph (V, E T ) is not symmetric; a minimal symmetric augmentation of E T may be produced by adding a reset from s 2 , a reset from s 3 , and two copies of the edge (s 3 , s 4 , a/0) . The corresponding digraph G is shown in Figure 2 . Naturally, this choice need not be unique. If the reset from s 3 is removed the test sequence t 1a , t 2a , t 2b , r/−, t 1b , t 3a , t 3b , a/0, t 4a , a/0, t 4b is produced. This test sequence contains one reset and thus clearly minimizes the number of resets.
Proof of correctness
First, it will be proved that test generation may be represented in terms of generating a tour with a minimum number of resets. 
Proof
Where T contains no resets, clearly p minimizes the number of resets. Suppose T contains one or more resets. Proof by contradiction: suppose there is some path p that contains every element of T and has fewer resets than p. Form a tour T from p by ending p with a reset. Then T is a tour that contains every element from T and has fewer resets than T . This contradicts T being a tour that minimizes the number of resets.
Theorem 3 If G is not strongly connected then it may be partitioned into a set of components.
Proof G may be partitioned into a set G 1 , . . . , G k of maximal weakly connected subdigraphs. Since G is symmetric, each G i is symmetric and weakly connected and so is strongly connected.
The following shows that if C i is the edge set of component . By adding such circuits we get a strongly connected digraph G that contains G . G has no more resets than G . Since G is symmetric and G is formed by adding circuits to G , G is symmetric and so has an Euler Tour. If e starts at a vertex of G[C i ], the edges in e can be added to C i while preserving strong connectivity. So, by the maximality of C i , e must start with a vertex not in G[C i ] and so e ∈ C j for some C j with C j = C i . Thus, C i and C j have edges connected to the vertex that ends e and so C i ∪ C j is strongly connected. Thus, by the maximality of C i and C j , C i = C j , providing a contradiction as required.
Case 2: There is an edge e ∈ E \C i that leaves a vertex of G[C i ]. Consider some edge e ∈ E T that represents an element of T that starts with the transition corresponding to e. If e ends at a vertex of G[C i ], the edges in e can be added to C i while preserving connectivity. Thus, e must end in a vertex not in G[C i ] and so e ∈ C j for some C j with C j = C i . Since C i and C j both have edges connected to the vertex starting e , C i = C j , providing a contradiction as required.
Lemma 5 G is a symmetric augmentation of E T in the augmented digraph G T with the minimal number of resets.
Proof
Given a symmetric augmentation H of E T in G T let r(H) denote the number of reset edges in H and nr(H) denote the total cost of the other edges in H.
The cost of H is c(H) = nr(H) + r(H)c
elements of T while using as few resets as possible. The paper has introduced an algorithm that represents the optimization problem in terms of the Rural Chinese Postman Problem (RCPP). Since the RCPP is NP-hard, a heuristic is adapted. The resultant polynomial time algorithm is guaranteed to minimize the number of resets used, when overlap between the elements of T is not utilized. Sometimes, overlap can be used to further reduce the number of resets. Future work will consider how overlap may be incorporated.
